Join our team and build the furure of space technologyWe´re expanding our team at Alén Space, and are looking for a FPGA engineer; with passion in what you do, talented and experienced; to lead our Mission Control Center team and help build the future of space technology.
You will be part of a large, motivated and growing engineering team in charge of designing, implementing, verifying and validating FPGA systems for space applications.
What you will be doing?
Analysis of FPGA requirements to develop the design architecture.Definition, implementation, verification and validation of designs in RTL (VHDL).Prepare test plans according to the Technical Specification or High Level Requirements.Write test cases in VHDL, Python or C/C++ and execute them during the testing campaign.Write documentation throughout the development cycle (Architecture, Test Plan, Test Report, Manual, etc.).What do we need in our team
At least 2 years of experience in FPGA designs.Good knowledge of FPGA architecture. Resources, clock networks, metastability, etc.Good knowledge in VHDL.Knowledge of Linux.Experience with Xilinx Vivado.Experience with VHDL simulators (Vivado Simulator, QuestaSim or similar). What do we need in our team
At least 2 years of experience in FPGA designs.Good knowledge of FPGA architecture. Resources, clock networks, metastability, etc.Good knowledge in VHDL.Knowledge of Linux.Experience with Xilinx Vivado.Experience with VHDL simulators (Vivado Simulator, QuestaSim or similar).Valuable knowledge:Knowledge of Xilinx Zynq, MPSoC.Experience with FPGA tools: HDL Designer, Ease HDL, Sigasi, GHDL, Cocotb, etc.C/C++ and Python programming language.Knowledge of the concepts of Digital Signal Processing.Knowledge of SDR platforms/ICs: ADAM PLUTO, FMCOMMS2, AD9361, etc.Experience in coding critical systems in FPGA. Experience in radiation environment design and mitigation techniques.Experience with ECSS/CCSDS. ECSS-E-ST-20-40C and ECSS-Q-ST-60-03C are an advantage.Knowledge of time constraints and STA in synthesis and implementation.Experience with HLS.Experience in hardware debugging: oscilloscopes, logic analyzers, serial protocol analyzers, ILA, etc.Experience prototyping and debugging systems with development boards and frameworks. For example, PYNQ.Knowledge of OSVVM.Knowledge of Verilog, System Verilog is an advantage. Candidate qualifications and skills
Work remotely 80 % of the timeFlexible start/finish times; reduced intensive working hours on Fridays and in summer Monday to Friday.Competitive compensation with ongoing reviews, flexible compensation .Wellbeing program: Health, dental, and accident insurance; free fruit and coffee, free lunch every friday and much more!Personalized career plan development, training, and language learning supportVery committed to inclusion and diversity; we promote equal opportunities in recruitmentIf you like what you read, then we might have a match. This is theculture we want to have and keep building. So, if that's also yourcase, let's get to know each other!
#J-18808-Ljbffr
