- 4 years of experience in chip design.- Verilog / System Verilog- Fluent with Scripting (C* / Perl / Python/ TCL)- BSc degree in Computer Engineer...
- 4 years of experience in chip design.- Verilog / System Verilog- Fluent with Scripting (C* / Perl / Python/ TCL)- BSc degree in Computer Engineer...
Built at: 2024-05-25T11:15:04.615Z